Claims

- 1 1. A method of improving adhesion between an insulating layer and a capping
- 2 layer in a process for making electronic components comprising:
- 3 providing an integrated circuit structure which is in the process of being
- 4 fabricated into a finished electronic component having an insulating layer;
- 5 contacting an exposed surface of said insulating layer with a gas for adsorption
- of said gas onto said exposed surface of said insulating layer to form a
- 7 treated surface area of said insulating layer while maintaining an original
- 8 thickness of said insulating layer;
- 9 depositing a capping layer directly over said treated surface area of said
- insulating layer; and
- 11 continuing the process for making the integrated circuit device,
- 12 wherein said treated surface area of said insulating layer improves adhesion
- 13 between said insulating layers and said capping layer to prevent delamination
- 14 therebetween during said step of continuing the process for making the integrated
- 15 circuit device.
 - 1 2. The method of claim 1 wherein said insulating layer has a thickness ranging
- 2 from about 2,000 Å to about 10,000 Å.
- 1 3. The method of claim 1 wherein said insulating layer comprises a low k
- 2 dielectric.

- 1 4. The method of claim 3 wherein said low k dielectric comprises a material
- 2 selected from the group consisting of organo silicate glass, polyimide, organic
- 3 siloxane polymer, polyarylene ether, methyle hydrogen, nano-porous silica,
- 4 hydrogen silesquioxane glass and methyl silesquioxane glass.
- 1 5. The method of claim 1 wherein said gas is selected from the group
- 2 consisting of silane, disilane, dichlorosilane, germane and combinations thereof.
- 1 6. The method of claim 1 wherein adsorbed gaseous particles selected from the
- 2 group consisting of molecules, radicals, derivatives and combinations thereof of
- 3 said gas are adsorbed onto said exposed surface of said insulating layer to form said
- 4 treated surface area.
- 1 7. The method of claim 6 wherein said adsorbed gaseous particles are
- 2 adsorbed onto said exposed surface of said insulating layer by heating said
- 3 integrated circuit having said insulating layer to a temperature ranging from about
- 4 100°C to about 500°C and then flowing said gas over said exposed surface of said
- 5 heated insulating layer.
- 1 8. The method of claim 7 wherein said gas is flown over said exposed surface
- 2 of said heated insulating layer at a pressure ranging from about 0.5 Torr to about 10
- 3 Torr for a duration of about 50 sccm to about 500 sccm.

- 1 9. A method of forming a semiconductor device comprising:
- 2 providing a substrate layer;
- depositing an insulating layer over said substrate layer;
- 4 heating said substrate layer and said insulating layer;
- flowing a treatment gas over a surface of said heated insulating layer;
- 6 contacting said surface of said heated insulating layer with said treatment gas for
- adsorption of said gas onto said surface of said insulating layer to form a
- 8 treated surface area of said insulating layer while maintaining an original
- 9 thickness of said insulating layer; and
- depositing a capping layer directly over said insulating layer wherein said
- treated surface area of said insulating layer improves adhesion between said
- insulating and said capping layers to prevent delamination therebetween
- during subsequent processing steps.
 - 1 10. The method of claim 9 further including the step of depositing a dielectric
 - 2 layer over said substrate layer followed by depositing said insulating layer over said
 - 3 dielectric layer.
 - 1 11. The method of claim 10 wherein said dielectric layer is deposited to a
 - 2 thickness ranging from about 300 Å to about 800 Å.

- 1 12. The method of claim 9 wherein said insulating layer comprises a low k
- 2 dielectric selected from the group consisting of organo silicate glass, polyimide,
- 3 organic siloxane polymer, polyarylene ether, methyle hydrogen, nano-porous silica,
- 4 hydrogen silesquioxane glass and methyl silesquioxane glass.
- 1 13. The method of claim 12 wherein said insulating layer is deposited to a
- 2 thickness ranging from about 2,000 Å to about 10,000 Å.
- 1 14. The method of claim 9 wherein said substrate layer and said insulating layer
- 2 are heated and maintained at a temperature ranging from about 100°C to about
- 3 500°C.
- 1 15. The method of claim 9 wherein said adsorption of said gas onto said surface
- 2 of said insulating layer comprises adsorbed gas particles selected from the group
- 3 consisting of gaseous molecules, radicals, derivatives thereof and combinations
- 4 thereof.
- 1 16. The method of claim 9 wherein said treatment gas is selected from the group
- 2 consisting of silane, disilane, dichlorosilane, germane and combinations thereof.
- 1 17. The method of claim 16 wherein said treatment gas is flown over said
- 2 surface of said heated insulating layer at a pressure ranging from about 0.5 Torr to
- 3 about 10 Torr.

- 1 18. The method of claim 17 wherein said treatment gas is flown over said
- 2 surface of said heated insulating layer for a duration of about 50 sccm to about 500
- 3 sccm.
- 1 19. The method of claim 9 further including the step of oxidizing said treated
- 2 surface area of said insulating layer prior to depositing said capping layer.
- 1 20. The method of claim 9 further including the step of carbonizing said treated
- 2 surface area of said insulating layer prior to depositing said capping layer.
- 1 21. The method of claim 9 wherein said capping layer is selected from the group
- 2 consisting of silicon oxide, silicon carbide and silicon nitride.
- 1 22. The method of claim 9 wherein said subsequent processing steps, further
- 2 including the steps of:
- forming a first set of openings in a first mask deposited over said capping layer;
- 4 transferring said first set of openings into said insulator layer to form via
- 5 openings in said insulator layer;
- depositing photo resist in an amount sufficient to at least fill said via openings in
- 7 said insulator layer; and

8	etching back said photo resist so as to leave remaining portions of said photo
9	resist only within said via openings to form photo resist plugs in said
10	insulator layer.

- 1 23. The method of claim 22 further including the subsequent steps of:
- 2 forming a second set of openings in a second deposited mask directly over said
- 3 via openings;
- 4 transferring said second set of openings into said insulator layer to form trench
- 5 openings over said via openings in said insulator layer;
- 6 removing said photo resist plugs to expose a metal region of said substrate layer;
- depositing a metallization layer in an amount sufficient to at least fill said via
- 8 openings and said trench openings; and
- 9 planarizing a surface of the semiconductor device wherein said treated surface
- area of said insulating layer prevents delamination between said insulating
- 11 layer and said capping layer.
- 1 24. An intermediate semiconductor structure comprising:
- 2 a substrate layer;
- 3 an insulator layer disposed over said substrate layer;
- a treated surface area of said insulator layer having adsorbed gaseous particles
- 5 thereon; and

- a capping layer disposed over said treated surface area of said insulator layer,
- 7 wherein said treated surface area prevents delamination between said
- 8 insulator layer and said capping layer.
- 1 25. The intermediate semiconductor structure of claim 24 further including a
- 2 dielectric layer disposed between said substrate layer and said insulator layer.
- 1 26. The intermediate semiconductor structure of claim 24 wherein said
- 2 insulating layer has a thickness ranging from about 2,000 Å to about 10,000 Å.
- 1 27. The intermediate semiconductor structure of claim 26 wherein said
- 2 insulating layer comprises a low k dielectric material selected from the group
- 3 consisting of organo silicate glass, polyimide, organic siloxane polymer,
- 4 polyarylene ether, methyle hydrogen, nano-porous silica, hydrogen silesquioxane
- 5 glass and methyl silesquioxane glass.
- 1 28. The intermediate semiconductor structure of claim 27 wherein said adsorbed
- 2 gaseous particles are selected from the group consisting of particles of a silane gas,
- 3 a disilane gas, a dichlorosilane gas, a germane gas and combinations thereof.
- 1 29. The intermediate semiconductor structure of claim 27 wherein said capping
- 2 layer is selected from the group consisting of silicon oxide, silicon carbide and
- 3 silicon nitride.